Abstract -The Class-EM power amplifier (PA) offers the possibility of achieving high-efficiency operations at high operating frequencies while using slow-switching transistors. This is made possible by the adoption of the ZVS/ZVDS/ZCS and ZCDS conditions on the main circuit and the adoption of the ZVS condition on the auxiliary circuit. In this paper, we present the analysis and design of a new topology of the Class-EM PA incorporating a finite DC-feed inductance and an isolation circuit, rendering it more attractive for implementations. Furthermore, we propose a novel transmission-line load network that provides the drain of the transistor with the required load impedances at the fundamental frequency as well as at even and odd harmonic frequencies for the main and the auxiliary circuits. The concept is verified through harmonicbalance simulations with the PA exhibiting a peak drain efficiency of 90.3%, a peak power added efficiency of 86.7%, and a peak output power of 41.2 dBm at an operating frequency of 1.5 GHz.
I. INTRODUCTION
The Class-EM power amplifier (PA) introduced in [1] , delivers a theoretical efficiency of 100 % through adoption of zero voltage switching (ZVS), zero voltage derivative switching (ZVDS), zero current switching (ZCS) and zero current derivative switching (ZCDS) conditions on the main circuit, and ZVS condition on the auxiliary circuit. By satisfying both ZVS/ZVDS and ZCS/ZCDS conditions, it minimizes the power dissipation within the switch during not only OFF-to-ON transition (as in the classical Class-E) but also ON-to-OFF transition. As a result, slow-switching (low cost) transistors can be used to perform high-efficiency amplification at high frequencies.
However, it was shown in [2] that some of the core design equations presented in [1] are incorrect and ambiguous while the analyses in [3] - [4] result in a large system of nonlinear equations whose solutions offer little insights into how the circuit operates, thus hampering the widespread usage thereof. Although the simplified and accurate analysis presented in [2] results in explicit design equations, the optimum fundamental-frequency load impedance Zopt(f0) presented to the main switch is capacitive. This poses a major problem in the implementation since many commercially available power devices require inductive loading at the fundamental frequency (f0) in order to achieve high-efficiency operations.
The circuits analysed in [1] - [4] employ ideal RF chokes. In this paper, we propose a new Class-EM PA topology which employs a finite DC-feed inductance and an isolation circuit. The isolation circuit enables the main and auxiliary circuits to be analysed separately, thereby significantly simplifying the highly sophisticated analyses presented in [3] - [4] . The use of a finite DC-feed offers some practical advantages, such as reduced size and improved performance due to reduced parasitic series resistance. More importantly, we introduce a new design parameter k, which allows Zopt(f0) to be either inductive or capacitive, thus offering a design flexibility and rendering the Class-EM PA more practically attractive. The parameter k can also be exploited to reduce the voltage peak factor of the main switch, which is 4.27 as in [1] - [4] , and which is higher than that of the classical Class-E.
Furthermore, the Class-EM PAs in [1] and [3] - [4] were implemented at low operating frequencies (below 15 MHz), shying away from demonstrating the true benefit of the Class-EM PA soft-switching capability. To highlight this capability, we designed a GaN HEMT Class-EM PA operating at 1.5 GHz using a novel transmission-line load network. To reduce the voltage peak factor of the main switch the proposed transmission-line load network adopts the Class-F -1 harmonic terminations, paving the way for the first practical design of a transmission-line Class-EM PA at RF frequencies.
II. CIRCUIT ANALYSIS
The proposed Class-EM PA configuration, shown in Fig. 1 , is comprised of a main circuit, an auxiliary circuit and an isolation circuit. The main and auxiliary circuits each consisting of shunt capacitances (Cs1, Cs2), finite DC-feed inductances (LC1, LC2), a series resonant circuit (L1C1 tuned at f0, L2C2 tuned at 2f0), and series reactances (X1, X2). The purpose of the auxiliary circuit and the working principle of the isolation circuit are explained in [2] .
The reactive elements are assumed lossless and the loaded quality factor of the series resonant circuits is assumed to be sufficiently high. Since the main and auxiliary circuits are isolated at f0 and 3f0 while interacting at 2f0, due to the isolation circuit, the auxiliary circuit in Fig. 1 can be replaced with an ideal current source, as in Fig. 2(a) .
The optimum Class-EM switching conditions are given in (1)-(3). The load current iR(θ) and the injected current iinj(θ) are given in (4), where θ = ωt (rad), IR and α are the amplitude and phase shift of the f0 load current, Iinj and β are the amplitude and phase shift of the 2f0 injected current.
During the ON period, the current is1(θ) given in (5) flows through S1 of Fig. 2(a) , where m and p are defined in (6), and the voltage across S1, vs1 (θ) = 0.
During the OFF period, is1(θ) = 0 and vs1(θ) is given in (7), where k1 is defined in (8) and the coefficients C1 and C2 can be obtained by applying the initial OFF conditions to (7). Applying the conditions in (1)- (2) to (5) and (7) results in a set of four equations with four unknown parameters m, p, α, and β, whose solutions are given in terms of k1. 
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The load network parameters of the main circuit given in (9)-(10) are obtained by applying the condition for maximum During the ON period, the current is2(θ) given in (11) flows through S2 of Fig. 2(b) , where r is defined in (12), and the voltage across S2, vs2(θ) = 0. 
The load network parameters of the auxiliary circuit given in (15) are obtained using Fourier series expansion of vs1(θ) and vs2(θ) and by applying KVL to the circuit in Fig. 2 
It was shown in [2] that the DC power of the auxiliary circuit (PDC2) is one-third of the DC power of the main circuit (PDC1), and consequently, IDC1 and IDC2 can be used to determine the required DC supply voltage of the auxiliary circuit VDC2 for a prescribed VDC1, where IDC1 and IDC2 are the average values of is1(θ) and is2(θ) respectively.
III. DESIGN EXAMPLE AND VERIFICATION
The Class-EM PA in Fig. 1 was designed and simulated in ADS with a specified VDC1 = 28 V and f0 = 1.5 GHz. The parameters m = 0.21, p = -1.69, α = 60.9 rad, β = 22.37 rad and r = 0.51 were obtained for k1 = k2 = 2.8. The DC currents IDC1 and IDC2 were obtained as 234 mA and 184 mA respectively. Using condition (11) from [2] , PDC1 = 6.55 W and Pout = 8.74 W were obtained. The load network parameters of the main circuit are determined using (9)-(10): Ropt = 6.1 Ω, LC1 = 2.97 nH, Cs1 = 0.43 pF, and Cx1 = 3.74 pF.
The required DC voltage of the auxiliary circuit is VDC2 = 0.42×VDC1 = 11.9V and the load network parameters of the auxiliary circuit are determined using (10) and (15) as: LC2 = 3.1 nH, Cs2 = 0.47 pF, Cx2 = 0.4 pF. Here, the characteristic impedance of TL9 and TL10 of the isolation circuit is set to 80 Ω.
The idealized simulated results depicted in Fig. 3(a) and Fig. 3(b) , show that the main circuit fulfils the ZVS/ZVDS/ZCS and ZCDS conditions with a peak switch current of 3.37×IDC1 and voltage of 4.49×VDC1, while the auxiliary circuit fulfils the ZVS condition with a peak switch current of 2.65×IDC2 and voltage of 3.7×VDC2. These results agree well with the theoretical predictions.
IV. PROPOSED PA WITH TL LOAD NETWORK
The proposed PA with transmission-line (TL) load network is depicted in Fig. 4 with the main circuit operated at f0 and the auxiliary circuit operated at 2f0. To reduce the peak drain voltage of the original Class-EM PA, the load network of the main circuit is designed to satisfy the Class-F -1 harmonic terminations, namely open circuit at 2f0 and short circuit at 3f0, which can be achieved through the following arrangement. A series λ/8 line (TL1) is short-circuited at its right-hand side by an open-circuited λ/8 stub (TL2B), hence ZinM(2f0) = ∞ Ω. TL2B together with a shorted λ/8 stub (TL2A) enforce an open-circuit termination at f0 and odd harmonic frequencies with Z2 set to a high value [5] . Thus, the combined series lines TL1 and TL3 with a total electrical length of λ/6 (i.e. λ/8 + λ/24) shortcircuited at its right-hand side by an open-circuited λ/12 stub (TL4A) provides a short circuit at 3f0, hence ZinM(3f0) = 0 Ω. The characteristic impedances of TL1/TL3 and TL4A/TL4B, i.e. Z1 = Z3 and Z4 are calculated to match the optimum load impedance Zoptm(f0) to the standard 50 Ω load resistance (RL).
A series transmission-line (TL5) with an electrical length θ5 and characteristic impedance Z5, is used to absorb the lead inductance of the auxiliary transistor. A shorted λ/16 (TL6A) in conjunction with an open-circuited λ/16 (TL6B) enforce shortcircuit terminations at even harmonic frequencies, and opencircuit terminations at fundamental and odd harmonic frequencies with Z6 set to a high value [5] , hence ZinA = 0 Ω at 4f0. The series λ/12 (TL7) together with the open-circuited λ/24 stub (TL8), enforce a short-circuit termination at 6f0, hence ZinA = 0 Ω at 6f0. The characteristic impedances of TL7 and TL8 that is, Z7 and Z8 are calculated to match the optimum load impedance Zopta(2f0) to Zoptm * (2f0). A PA prototype was designed at 1.5 GHz using two Cree CGH40010F GaN HEMTs. The main and auxiliary circuits were biased with VDC1 = 28 V, VGG1 = -2.7 V and VDC2 = 14V, and VGG2 =-2.8V. Zoptm(f0) and Zoptm(2f0) were extracted from load-pull simulations on the main circuit at f0 and 2f0 while sweeping the injected power. Zopta(2f0) was extracted from load-pull simulations on the auxiliary circuit at 2f0. The characteristic impedances Z1 = Z3 and Z4 were calculated to match Zoptm(f0) to 50 Ω while Z7 and Z8 were calculated to match Zopta(2f0) to Zoptm * (2f0). The PA was then implemented with microstrip lines on a 0.51 mm thick Rogers RO4003C substrate. The simulated drain voltage and current waveforms of the main and auxiliary circuits at an input power Pin = 27 dBm. are depicted in Fig. 5(a) and Fig. 5(b) showing that the main circuit fulfils the ZVS/ZVDS/ZCS/ZCDS conditions while the auxiliary circuit fulfils the ZVS condition, thus demonstrating the soft-switching capability of the Class-EM PA. The drain voltage peak factor of the main circuit is decreased to 3.28 as a result of adopting the Class-F -1 harmonic terminations.
The simulated PA performance, depicted in Fig. 6 , shows that at Pin = 27 dBm, the PA delivers a DE of 89 %, a PAE of 86.7 %, a Pout of 41.25 dBm, and a gain of 14.2 dB at a f0 of 1.5 GHz. Fig 7 shows the simulated output power spectrum with excellent harmonic suppression levels of more than 43 dBc up to the sixth harmonic, showing the effectiveness of the proposed transmission-line load network. The simulations also showed that PDC2 is approximately one-third of PDC1 and the auxiliary PA contributes approximately one-quarter of Pout which is aligned with the theory in [2] .
IV. CONCLUSION
The analysis and design of a high-efficiency Class-EM PA has been presented, the accuracy of which was verified with ADS harmonic balance simulations of an idealized and practical Class-EM PA. This Class-EM PA fulfils the ZVS/ZVDS/ZCS/ZCDS conditions on the main PA and the ZVS condition on the auxiliary PA, resulting in soft-switching during OFF-to-ON and ON-to-OFF transitions. Thus, the possibility of achieving high-efficiency operation at high operating frequencies with slow-switching devices is demonstrated.
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